Skip to main content

Prof. Karl Schenk

Prof. Karl Schenk

Prof. Karl Schenk

Activities at FHNW

Research

  • System Design in SA/SD, VHDL and UML
  • Verification using VHDL, SystemVerilog, UVM/OSVVM
  • ASIC project management

Profile